What is wrong in this VHDL code?

ENTITY test IS PORT ( );
END test ;