Think Aloud !!!
A blog to collect all the useful internet VLSI resources.
Wednesday, October 14, 2009
INTEGER to STD_LOGIC_VECTOR
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
conv_std_logic_vector (integer, std_logic_vector_width);
No comments:
Post a Comment
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
Contributors
Ambu
Murali
Vasanth
venki
Followers
Blog Archive
►
2011
(1)
►
August
(1)
►
2010
(3)
►
May
(2)
►
March
(1)
▼
2009
(17)
►
December
(3)
►
November
(2)
▼
October
(3)
INTEGER to STD_LOGIC_VECTOR
File Decleration difference between VHDL-87 and VH...
What is wrong in this VHDL code?
►
September
(1)
►
March
(7)
►
February
(1)
No comments:
Post a Comment