Did You Know ?

In VHDL the following statements are one and the same.

wait until clk'event and clk = 1;
wait on clk until clk = 1;

I have encountered this wait on and wait until combination recently and found it interesting.

we could use two different signals in the wait on and wait until part as depicted below.

wait on clk until reset_n = 1;